(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



1 (1990) STATEMENT OF STATEMENT

(43) International Publication Date 1 March 2001 (01.03.2001)

PCT

(10) International Publication Number WO 01/15317 A1

(51) International Patent Classification7: H03D 7/16

H03G 3/30,

- (21) International Application Number: PCT/US00/22041
- (22) International Filing Date: 11 August 2000 (11.08.2000)
- (25) Filing Language:

English

(26) Publication Language:

English

- (30) Priority Data: 09/382,882 25 August 1999 (25.08.1999) US
- (71) Applicant: CONEXANT SYSTEMS, INC. [US/US]; 4311 Jamboree Road, Department 927, Newport Beach, CA 92660 (US).
- (72) Inventor: LOKE, Aravind; 95 Summerstone, Irvine, CA 92614 (US).
- (74) Agent: NATAUPSKY, Steven, J.; Knobbe, Martens, Olson & Bear, LLP, 620 Newport Center Drive, 16th Floor, Newport Beach, CA 92660 (US).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, CZ (utility model), DE, DE (utility model), DK, DK (utility model), DM, DZ, EE, EE (utility model), ES, FI, FI (utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AUTOMATIC GAIN CONTROL LOOP FOR FREQUENCY CONVERSION OF QUADRATURE SIGNALS



(57) Abstract: A communications device (3) includes a frequency conversion circuit (12) and a control circuit (10). An antenna (2) receives a radio signal at a first frequency and converts it into a radio frequency (RF) signal of the first frequency. The frequency conversion circuit (12) is associated with the antenna (2) and configured to convert the RF signal into a first signal component (I) and a second signal component (Q). The first and second signal components (I, Q) occupy a baseband. The control circuit has first ports (19a, 19b) connected to the frequency conversion circuit (10) to receive the first and second signal components (I, Q) and second ports (21a, 21b) connected to a processor circuit (38) to output amplified first and second signal components, and separate channels (I Channel, Q Channel) for the first and second signal components (I, Q) existing between the first and second ports (19a, 19b, 21a, 21b). Each channel (I Channel, Q Channel) comprises an amplifier (44, 46) and a feedback loop (48, 52, 56, 50, 54, 58) configured to control the amplifier (44, 46) as a function of a reference signal and a control signal (RSSI) derived from the RF signal. The communications device (3) may be a cellular phone comprising a direct conversion module.

AUTOMATIC GAIN CONTROL LOOP FOR FREQUENCY CONVERSION OF QUADRATURE SIGNALS

Background of the Invention

Field of the Invention

5

10

15

20

25

30

The invention generally relates to a communications system. More particularly, the invention relates to a communications device and a method of receiving radio frequency signals within a communications system.

Description of the Related Art

One example of a communications system is a wireless communications system which may be a cellular mobile communications system. The cellular mobile communications system is implemented in a geographical area and logically divided into individual service cells. A fixed transceiver station such as a base station defines at least one cell and is connected to a base station controller. Mobile stations, such as hand-held or car-based cellular phones, move freely within the geographical area covered by a cell.

The base station handles all telephone traffic to and from those cellular phones which are currently located in the cell. In addition, the cellular phones and the base stations exchange radio signals in accordance with a communications protocol defined for a given communications system. For instance, in a conventional Code Division Multiple Access (CDMA) systems, a traffic channel, a pilot channel, and a paging channel are defined for communications between the base stations and the cellular phones. The pilot channel carries no information, but provides the cellular phone, for example, with a reference for time, phase and signal strength. The cellular phone constantly evaluates the strengths of the pilot channels of the serving and neighboring base stations to determine potential base stations should the cellular phone move from one cell to another.

In some cellular phones, a receiver includes two frequency conversion stages. A first conversion stage down converts a received radio frequency (RF signal) to an intermediate frequency (IF) signal whose intermediate frequency (IF) is lower than the radio frequency. An amplifier amplifies the IF signal and a second conversion stage down converts the amplified IF signal to the baseband.

Conventional direct conversion (DC) module receivers, on the other hand, convert the RF signal directly down to the baseband. The DC module outputs an inphase (I) signal component and a quadrature (Q) signal component which are, in turn, processed by a baseband processor. Subsequent to the downconversion, amplifiers amplify the signal components I and Q in separate I- and Q-channels. The amplifiers should amplify the signal components I and Q with gains that are ideally the same for each one of the signal components I and Q. Unfortunately, gain imbalances between the I- and Q-channels may degrade the signal demodulation in the baseband processor.

Summary of the Invention

An aspect of the invention relates to a method of enhancing the direct conversion of a radio frequency signal. The method comprises converting a radio frequency (RF) signal into an I signal and a Q signal. The method further comprises varying the amplification of the I signal based on the comparison of the amplified I signal, a reference

voltage, and a signal strength signal. The method also comprises varying the amplification of the Q signal based on the comparison of the amplified Q signal, the reference voltage and the received signal strength indicator signal.

An aspect of the invention involves a direct conversion receiver for a communications system. The receiver includes a frequency conversion circuit and a control circuit connected to the frequency conversion circuit. The frequency conversion circuit converts a radio frequency (RF) signal into a first signal component and a second signal component which occupy a baseband. The control circuit comprises first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connectable to a processor circuit to output amplified first and second signal components. Between the first and second ports exist separate channels for the first and second signal components. Each channel comprises an amplifier and a feedback loop to control the amplifier as a function of a reference signal and a control signal derived from the RF signal.

5

- 10

15

20

25

30

35

An aspect of the invention involves a wireless communications device that includes a frequency conversion circuit and a control circuit. An antenna receives a radio signal at a first frequency and converts it into an electrical radio frequency (RF) signal. The frequency conversion circuit is associated with the antenna and configured to convert the RF signal into a first signal component and a second signal component. The first and second signal components occupy a baseband. The control circuit has first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connected to a processor circuit to output amplified first and second signal components, and separate channels for the first and second signal components existing between the first and second ports. Each channel comprises an amplifier and a feedback loop configured to control the amplifier as a function of a reference signal and a control signal derived from the RF signal.

Another aspect of the invention involves an apparatus comprising a frequency conversion circuit and a control circuit. The frequency conversion circuit is configured to convert a first signal having a first frequency into a first signal component and a second signal component. The first and second signal components have a second frequency which is lower than the first frequency. The control circuit has first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connectable to a processor circuit to output amplified first and second signal components. The control circuit further has separate channels for the first and second signal components existing between the first and second ports. Each channel comprises an amplifier and a feedback loop configured to control the amplifier as a function of a reference signal and a control signal.

A further aspect of the invention involves a method of controlling power levels of first and second signal components, which are processed in separate channels. For each channel, one of the first and second signal components is amplified and a detector signal, which is indicative of a power level of one of the amplified first and second signal components, is generated. Further, an error signal, which is indicative of a difference between one of the amplified first and second signal components and a reference signal, is generated. The error signal and a control signal are summed to generate a gain control signal, and to adjust amplification of one of the first and second signal components.

Another aspect of the invention involves a method of controlling power levels of first and second signal components. The first and second signal components are processed in separate channels. In each channel one of the first and second signal components is amplified and amplification is controlled as a function of an error signal, which is indicative of a difference between the amplified signal component and a reference signal, and a sum of the error signal and a control signal.

For purposes of summarizing the invention, certain aspects, advantages and novel features of the invention have been described herein. Of course, it is to be understood that not necessarily all such advantages may be achieved in accordance with any particular embodiment of the invention. Thus, the invention may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages as taught herein without necessarily achieving other advantages as may be taught or suggested herein.

Brief Description of the Drawings

These and other aspects, advantages, and novel features of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings.

Figure 1 is an illustration of a cellular phone.

Figure 2 is an illustration of a receive path of a cellular phone.

Figure 3 is a block diagram of a receiver.

5

10

15

20

25

30

35

Figure 4 is an illustration of a frequency conversion module.

Figure 5 is an illustration of a gain control module.

Detailed Description of the Preferred Embodiment

Figure 1 shows an embodiment of a wireless phone 3 as an example for a communications device that is operable in a communications system. The phone 3 is configured to communicate with a base station (not shown) located within the communications system. In one embodiment that is hereinafter described, the phone 3 is a cellular phone operable in a cellular mobile communications systems.

An exemplary cellular mobile communications system is a Code Division Multiple Access (CDMA) system. An embodiment of the present invention is hereinafter described with reference to, but not limited to, the phone 3 configured to operate within a CDMA system. It is contemplated that the present invention is equally applicable in the base stations of the CDMA system.

The phone 3 includes an antenna 2, a display and a keypad. A portion of the case of the phone 3 is cut away to show a motherboard 5 of the phone 3 with an integrated circuit 1 which includes an RF receiver, or a portion thereof, as described below. The integrated circuit 1 is hereinafter generally referred to as a receiver for radio frequency signals. Although not shown in Figure 1, those skilled in the art will appreciate that the phone 3 comprises a central processor unit (CPU) and a plurality of other components and functional modules of conventional phones.

Figure 2 shows a schematic illustration of a receive path and a transmit path of the phone 3. Both paths are associated with the antenna 2 to receive and transmit radio frequency (RF) signals. In the illustrated embodiment, the transmit path includes a conventional transmitter 1a for RF signals, and the receive path comprises the RF receiver 1

(hereinafter referred to as the receiver 1), a signal processing module 7 and a speaker 9. The receiver 1 is interconnected between the antenna 2 and the signal processing module 7 which is connected to the speaker 9.

The receiver 1 includes several groups of amplifiers which are separated by frequency-changing circuits (e.g., mixers, modulators or demodulators) to extract information carried by a weak signal voltage that appears at a terminal of the antenna 2. The antenna 2 receives a radio signal S1 having a carrier frequency f1, for example, from a serving base station and converts the radio signal S1 to a corresponding electrical signal. The electrical signal includes the carrier frequency f1, which is in the radio frequency range (e.g., 800 MHz, 900 MHz, 1800 MHz, or 1900 MHz), and is referred to as the RF signal.

5

10

15

20

25

30

As described below in greater detail, in one embodiment, the receiver 1 is a direct conversion (DC) receiver that converts the RF signal from an initial high frequency (RF) range directly down to a lower frequency range, the baseband. For instance, the baseband exists between about 0 Hz and about 630 kHz. Therefore, the receiver 1 outputs the radio signal S1 as a baseband signal which is input to the signal processing module 7 for further processing. Those skilled in the art will appreciate that the general concept of the invention is equally applicable in a receiver in which the down conversion process includes two stages. A first stage down converts the composite RF signal from the RF range to an intermediate frequency (IF) range, and a second stage down converts the RF signal from the intermediate frequency range to the baseband.

Figure 3 shows a block diagram of the receiver 1. The receiver 1, interposed between the antenna 2 and the signal processing module 7, includes a frequency conversion module 12 (labeled as "RF/Baseband"), a gain control module 10 (labeled as "AGC"), and a baseband processor 38. An input 13 of the frequency conversion module 12 is connected to the antenna 2 and an output 15 of the frequency conversion module 12 is connected to an input 19 of the gain control module 10. The gain control module 10 has an output 21 which is connected to an input 22 of the baseband processor 38 an output 24 of which is connected to the signal processing module 7.

In one embodiment, the frequency conversion module 12 down converts the RF signal to the baseband whereby the frequency conversion module 12 splits the RF signal into two signal components, inphase I and quadriphase Q. The frequency conversion module 12 outputs the signal components I, Q at the output 21 which is connected to the gain control module 10. The gain control module 10 controls and amplifies the signal components I, Q. The signal components I, Q are input to the baseband processor 38 which performs the processing necessary to convert the received CDMA signal back to an uncoded ("de-spread") signal and extracts the voice/data signals.

As is known to the person skilled in the art, CDMA is a spread spectrum technique for multiple access. The CDMA technique is sometimes explained with reference to a situation encountered at a cocktail party. Like in a cellular CDMA system, all guests are talking in the same room simultaneously, but every conversation occurs in a different language. If one guest does not understand these languages, they would all sound like "noise" from the guest's perspective. However, if the guest would know the "code," i.e., the appropriate language, the guest could "filter out" the unknown languages (noise) and listen only to the conversation in the language the guest understands.

Besides the language (code) problem, the guest may encounter another problem. Even with knowledge of the appropriate language, the guest may not hear the complete conversation because either the speaker does not speak loud enough, or the other speakers speak too loud. The guest can signal to the speaker to speak louder, but can also signal to the other guests to speak more softly. The CDMA system applies a corresponding "power control" process and filter function.

5

10

15

20

25

30

35

Referring to a CDMA system, multiple telephone conversations are spread across a wide segment of a (broadcast) frequency spectrum at a transmitter and "de-spread" at the receiver. Each user (telephone call) is assigned a unique code to modulate transmitted data. The code is unique and distinguishes a specific call from the multitude of other calls simultaneously transmitted over the same broadcast spectrum. The code is a long sequence of ones and zeros similar to the output of a random number generator of a computer. The computer generates the code using a specific algorithm and the numbers appear to be random. Because the codes are nearly random, there is very little correlation between the different codes. In addition, there is very little correlation between a specific code and any time shift of that same code.

Thus, the distinct codes can be transmitted over the same time and the same frequencies and the signals can be decoded at the receiver by correlating the received signal which is the sum of all transmitted signals with each code. As the receiver has the correct code, it can decode the received signal, i.e., the receiver can select "its" conversation from all the others. With CDMA, all users on a 1.25 MHz-wide channel can share the same frequency spectrum because each user's conversation is differentiated utilizing CDMA's unique digital codes. That same 1.25 MHz of frequency spectrum is re-used in each cell in the network.

For instance, a base station (not shown) communicates with each phone every 1.25 milliseconds to control its power level. Every 1.25 milliseconds, the base station instructs the phone 3 to increase or decrease its power, depending upon its distance from the base station. The CDMA phone 3 transmits only the minimum power required to maintain a communications link in order to minimize power consumption of the phone 3. The receiver 1 monitors the received radio signal received at the carrier frequency f1. The derived RF signal is down converted to the baseband as described above and the signal strength of the received signal is determined. The signal strength, i.e., a composite signal strength of the pilot channel, the traffic channel, and the paging channel, is compared to a threshold value. If the phone 3 is too far away from the base station, and the phone's transmitted power cannot be increased, or if a neighboring base station provides for a better radio connection, the phone 3 is handed off to one of the neighboring cell/base stations.

In one embodiment, the receiver 1 is implemented as an integrated circuit and configured to operate at a voltage between 2.7 volts and 5 volts. The voltage may be provided by a re-chargeable battery, or if the phone 3 is mounted to a car, from the car battery. However, those skilled in the art will appreciate that the receiver 1 may be configured to operate at lower or higher voltages. Further, it is contemplated that not all components of the receiver 1 are necessarily integrated in the integrated circuit. That is, a specific implementation of the receiver 1 may have discrete and isolated components in combination with integrated circuits.

. 5 .

Figure 4 is an illustration of the frequency conversion module 12 shown in Figure 3. The frequency conversion module 12 is shown in a single-ended embodiment. In another embodiment, the frequency conversion module 12, and thus the receiver 1, may be implemented in a differential embodiment. In some applications, the differential embodiment is preferred as it provides, among others, an improved common mode rejection and, consequently, improves the signal-to-noise ratio. If the receiver 1 is implemented in the differential embodiment, the components of the receiver 1 are connected between two differential lines which are typically referred to as "positive" and "negative", or "+" and "-." Compared to the single-ended embodiment, the components are duplicated for each differential line in the differential embodiment. The principal operation, however, corresponds to the operation of the single-ended embodiment.

5

10

15

20

25

30

35

Focusing on the single-ended implementation of the frequency conversion module 12, the frequency conversion module 12 comprises a combination of an amplifier 14, a filter 16, and a mixer stage 20 for signal amplification and frequency down conversion. The amplifier 14 is, for example, a low-noise amplifier (LNA) that receives the RF signal from the antenna 2 via the input 13, amplifies the RF signal, for example, with a gain of about 15 dB, and feeds the amplified RF signal to the mixer stage 20. The filter 16 is interconnected between the amplifier 14 and the mixer stage 20.

The filter 16 is in the illustrated embodiment a bandpass filter which limits the bandwidth of the RF signal received from the amplifier 14 to block undesired frequency components and to reduce out of band noise in the RF signal. In one embodiment, the passband of the filter 16 is about 25 MHz to allow passage of a receive band between about 850 MHz and 900 MHz, more precisely between 869 MHz and 894 MHz, and to block frequencies outside of this receive band.

The mixer stage 20 includes two separate mixers 18a, 18b and a local oscillator 32. The mixer 18a is connected to the output 15a of the frequency conversion module 12 and the mixer 18b is connected to the output 15b of the frequency conversion module 12. The mixers 18a, 18b are connected to the filter 16 through a port 27. The local oscillator 32 generates an oscillator signal LO which is, for example, a sinusoidal signal having a constant amplitude and oscillator frequency f_{LO} . The oscillator signal LO is input to the mixer 18a and, with a 90 degrees phase shift, to the mixer 18b. That is, in one embodiment, the mixers 18a, 18b receive signals having a sin function and a cosine function.

The oscillator frequency f_{L0} is selected so that the RF signal, having the carrier frequency f1, is down converted to the baseband within approximately 0 - 630 kHz. In the direct conversion receiver 1, the oscillator frequency f_{L0} is selected so that the oscillator frequency f_{L0} is approximately equal to the carrier frequency f1.

The local oscillator is tunable to adapt to a change of the RF signal's carrier frequency f1. Such a change may be caused by operating the phone 3 within another phone system which operates, for example, at a carrier frequency of about 1800 MHz or 1900 MHz. Alternatively, the phone 3 may be a dual band cellular phone which can operate within different frequency bands, for example, 800 MHz, 900 MHz, 1800 MHz, or 1900 MHz. Independent of what carrier frequencies the RF signal has, the frequency the oscillator signal LO is generally selected so that the difference f1 \cdot f_{LO} is approximately zero.

Although Figure 4 shows the local oscillator 32 as belonging to the frequency conversion module 12, it is contemplated that the local oscillator 32 may be located outside the frequency conversion module 12 and at other locations within the phone 3. If the frequency conversion module 12 is implemented as an integrated circuit, the local

oscillator 32 is typically located off-chip. In one embodiment, the local oscillator 32 is a conventional frequency synthesizer whose frequency is determined by piezoelectric crystals. The frequency synthesizer is tunable within a predetermined range. It is contemplated that other types of local oscillators, such as voltage controlled oscillators (VCO), may be used.

Each mixer 18a, 18b combines the RF signal and the oscillator signals LO and the signals mix with each other. As is known in the art, this mixing process results in a signal that includes a variety of different frequencies.

5

10

15

20

25

30

The mixer stage 20, implemented by the mixers 18a, 18b, splits the RF signal into the two signal components I, Q which correspond to I/Q components containing information transmitted by a base station. As shown, the mixer 18a outputs the signal component I, and the mixer 18b outputs the signal component Q. The signal components I, Q are input to the gain control module 10.

Figure 5 is an illustration of the gain control module 10. The gain control module 10 includes an I-channel between the input 19a and an output 21a, and a Q-channel between the input 19b and an output 21b. The I- and Q-channels have the same structure and include corresponding elements, hence, only the structure of the I-channel is described hereinafter. The reference numerals for the corresponding elements of the Q-channel are included in parenthesis.

The I-channel (Q-channel) includes a filter 40 (42) and a controllable amplifier 44 (46). In the illustrated embodiment the filter 40 (42) is a low-pass filter connected to the input 19a (19b) and to an input of the amplifier 44 (46). An output of the amplifier 44 (46) is connected to the output 21a (21b) and to an input of a detector 56 (58), which is part of a feedback loop. In one embodiment, the low-pass filter 40 (42) has a cut-off frequency of about 630 kHz so that the low-pass filter 40 (42) blocks frequencies which are higher than the cut-off frequency in order to satisfy system requirements for rejecting interferences. It is contemplated that other values for the cut-off frequency may be chosen depending on a respective signal bandwidth.

The feedback loop includes further a difference amplifier 52 (54) and a summing amplifier 48 (50). The difference amplifier 52 (54) receives a detector signal that is proportional to a signal envelope at the output 21a (21b) from the detector 56 (58) and a reference signal (reference voltage), for example, from a reference-voltage source (not shown). The reference-voltage source may be temperature compensated. Alternatively, the reference voltage may be derived from the signal envelope at one of the I-and Q-channels. This contributes in reducing relative gain differences between the I-and Q-channels. The difference amplifier 52 (54) is a conventional operational amplifier which is powered by a voltage source that provides, for example, \forall 5 volts, and which has an inverting input and a non-inverting input. In some applications, the operational amplifier may be connected to (external) resistors, inductors, and capacitors, for example, to stabilize the operational amplifier and to protect the operational amplifier from power peaks or undesired interferences.

The summing amplifier 48 (50) receives an error signal \triangle I (\triangle Q) from the difference amplifier 52 (54) and a signal RSSI. An output of the summing amplifier 48 (50) is connected to the amplifier 44 (46) to close the feedback loop. The summing amplifier 48 (50) may also be an operational amplifier that is powered, for example, by a \forall 5-volt source, and has an inverting input and non-inverting input. It is contemplated that the gain control module 10 may be implemented as an

integrated circuit or as a circuit including a combination of discrete components such as operational amplifiers, resistors, and capacitors.

The signal RSSI is generated by the baseband processor 38 and corresponds to the signal strength (amplitude) of the received radio signal S1. In a CDMA system, RSSI stands for Received Signal Strength Indicator. The signal RSSI is proportional to the sum of the squares of the signal components I, Q, i.e., RSSI $-1^2 + Q^2$, so that the signal RSSI is a function of the two signal components I, Q.

5

10

15

20

25

30

35

Ideally, the signal components I, Q have the same power levels. However, in reality each amplifier 44, 46 may have a slightly different gain. Thus, if not regulated by the amplifiers 44, 46 and the feedback loops, the signal components I, Q may have different power levels after amplification causing an imbalance between the signal components I, Q. The subsequent baseband processing would receive the unbalanced signal components I, Q which would lead to signal degradation and an erroneous estimation of an open loop power.

The receiver 1 described herein, including the feedback loops, provides for more balanced signal components I, Q and, thus, reduces a signal degradation. As illustrated in Figure 5, each I- and Q-channel includes one independent amplifier 44, 46, respectively, which are configured to have a high gain. Each amplifier 44, 46 is part of a separate feedback loop that uses the same reference signal and the same signal RSSI to control the amplifiers 44, 46. The amplifier 44 (46) receives a control signal AGC from the summing amplifier 48 (50) and is operable at a gain between +45 dB and -45 dB, i.e., over a dynamic range of 90 dB, to amplify the signal component I (Q) to a predetermined level over the dynamic range of the receiver 1. This structure ensures, as described below in greater detail, that the signal levels of the signal components I and Q are independently tracked and controlled. As the gain of each amplifier 44, 46 is controlled independent from the other, the gains of the amplifiers 44, 46 can be closely matched reducing any degradation in the signal demodulation of the baseband processor 38.

The detector 56 (58) is configured to detect the envelope (signal level) of the signal component I (Q). Such an envelope detector may include a diode and a network of a resistor and a capacitor (RC network). In one embodiment, the detector signal is a voltage having a value that is proportional to the signal level of the signal component I (Q). Those skilled in the art will appreciate that a more complicated envelope detector may be used and that instead of a voltage a current can used as the detector signal.

The difference amplifier 52 (54) compares the detector signal to the reference signal and generates the error signal ΔI ($\Delta \Omega$) that is indicative of the difference between the detector signal and the reference signal. The difference corresponds to a direct current (DC) offset of the signal component I (Ω) with respect to the reference signal. For instance, if the difference is zero, the error signal ΔI ($\Delta \Omega$) is zero, and if the difference is positive (i.e., detector signal > reference signal) the error signal ΔI ($\Delta \Omega$) is positive. Generally, the error signal ΔI ($\Delta \Omega$) indicates how much the (present) signal level of the signal component I (Ω) deviates from the desired (nominal) value of the signal level that is represented by the reference signal.

The summing amplifier 48 (50) uses the error signal ΔI (ΔQ) and the signal RSSI to adjust the gain of the amplifier 44 (46) to either increase or decrease the signal level of the signal component I (Q). The summing amplifier 48

(50), thus, generates a control signal AGC that is not only a function of the error signal ΔI (ΔQ) but also a function of the signal RSSI. The control signal AGC, thus, has the signal RSSI as a nominal value to which the error signal ΔI (ΔQ) is added or subtracted to control the amplifier 44 (46) so that the signal component I is balanced with the signal component Q.

The gain control module 10 permits to calibrate the I- and Q-channels so that any amplitude imbalance between the signal components I, Q are reduced. The baseband processor 38, thus, receives the signal components I, Q that have the same amplitude, outputs an improved signal that is input to the signal processing module 7.

5

10

While the above detailed description has shown, described and identified several novel features of the invention as applied to different embodiments, it will be understood that various omissions, substitutions and changes in the form and details of the described embodiments may be made by those skilled in the art without departing from the spirit of the invention. Accordingly, the scope of the invention should not be limited to the foregoing discussion, but should be defined by the appended claims.

WHAT IS CLAIMED IS:

5

10

15

20

25

30

 A method of enhancing the direct conversion of a radio frequency signal comprising: converting a radio frequency (RF) signal into an I signal and a Q signal;

varying the amplification of the I signal based on the comparison of the amplified I signal, a reference voltage, and a signal strength signal; and

varying the amplification of the processed Ω signal based on the comparison of the amplified Ω signal, the reference voltage and the received signal strength indicator signal.

- 2. The method of Claim 1, wherein varying the amplification of the I signal generates an error signal representing the difference between the amplified I signal and a reference voltage.
- 3. The method of Claim 2, wherein the varying the amplification of the 1 signal combines the error signal with the signal strength signal to determine the amount to vary the amplification.
- 4. The method of Claim 1, wherein varying the amplification of the Q signal generates an error signal representing the difference between the amplified Q signal and a reference voltage.
- 5. The method of Claim 3, wherein the varying the amplification of the amplified Q signal combines the error signal with the signal strength signal to determine the amount to vary the amplification.
 - 6. A wireless communications device, comprising:

an antenna to receive a radio signal at a first frequency and to convert it into a radio frequency (RF) signal of the first frequency;

a frequency conversion circuit associated with the antenna and configured to convert the RF signal into a first signal component and a second signal component, the first and second signal components occupying a baseband; and

a control circuit having first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connected to a processor circuit to output amplified first and second signal components, and separate channels for the first and second signal components existing between the first and second ports, each channel comprising an amplifier and a feedback loop configured to control the amplifier as a function of a reference signal and a control signal derived from the RF signal.

- 7. The device of Claim 6, wherein each channel further comprises a filter interposed between the amplifier and the first port to block undesired frequencies of the first and second signal components.
- 8. The device of Claim 7, wherein the filter is a low-pass filter having a cut-off frequency of about 700 kHz.
- 9. The device of Claim 6, wherein each feedback loop includes a detector configured to generate a detector signal indicative of a signal level of one of the amplified first and second signal components.
- 10. The device of Claim 9, wherein the feedback loop further includes a difference amplifier configured to generate an error signal indicative of a difference between the detector signal and the reference signal.

11. The device of Claim 10, wherein the feedback loop further includes a summing amplifier configured to generate a gain control signal for the amplifier, the gain control signal being a function of the error signal and the control signal.

- 12. The device of Claim 11, wherein the gain control signal is equal to the control signal modified by the error signal.
 - 13. The device of Claim 6, wherein the processor circuit is a bandpass processor.
 - 14. The device of Claim 10, wherein the detector is an envelope detector.
- 15. The device of Claim 6, wherein the device is configured to operate within a code division multiple access (CDMA) system.
- 16. The device of Claim 15, wherein the control signal is a received signal strength information (RSSI) defined in a CDMA system.
 - 17. An apparatus, comprising:

5

- 10

15

20

25

30

35

a frequency conversion circuit configured to convert a first signal having a first frequency into a first signal component and a second signal component, the first and second signal components having a second frequency which is lower than the first frequency; and

a control circuit having first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connectable to a processor circuit to output amplified first and second signal components, and separate channels for the first and second signal components existing between the first and second ports, each channel comprising an amplifier and a feedback loop configured to control the amplifier as a function of a reference signal and a control signal.

- 18. The apparatus of Claim 17, wherein each feedback loop includes a detector configured to generate a detector signal indicative of a signal level of one of the amplified first and second signal components.
- 19. The apparatus of Claim 18, wherein the feedback loop further includes a difference amplifier configured to generate an error signal indicative of a difference between the detector signal and the reference signal.
- 20. The apparatus of Claim 19, wherein the feedback loop further includes a summing amplifier configured to generate a gain control signal for the amplifier, the gain control signal being a function of the error signal and the control signal.
- 21. The apparatus of Claim 20, wherein the gain control signal is equal to the control signal modified by the error signal.
 - 22. The apparatus of Claim 17, wherein the detector is an envelope detector.
- 23. A method of controlling power levels of first and second signal components, which are processed in separate channels, the method comprising for each channel:

amplifying one of the first and second signal components;

generating a detector signal indicative of a power level of one of the amplified first and second signal components;

generating an error signal indicative of a difference between one of the amplified first and second signal components and a reference signal;

combining the error signal and a control signal to generate a gain control signal; and adjusting amplification of one of the first and second signal components.

- 24. The method of Claim 23, further comprising blocking undesired frequencies of one of the first and second signal components.
- 25. A method of controlling power levels of first and second signal components, which are processed in separate channels, each channel comprising:

amplifying one of the first and second signal components; and

10

15

5


- controlling amplification as a function of an error signal indicative of a difference between the amplified signal component and a reference signal, and a sum of the error signal and a control signal.
- 26. The method of Claim 23, wherein the act of controlling comprises compensating the first and second signal components for direct current (DC) offsets with respect to the reference signal.
- 27. The method of Claim 26, wherein the act of controlling further comprises compensating the first and second signal components for amplitude imbalances between the first and second signal components using the control signal.
- 28. The method of Claim 27, wherein the control signal represents the power level of a received radio signal.
 - 29. A direct conversion receiver, comprising:

20


25


30


- a frequency conversion circuit to convert a radio frequency (RF) signal into a first signal component and a second signal component, the first and second signal components occupying a baseband; and
- a control circuit having first ports connected to the frequency conversion circuit to receive the first and second signal components and second ports connectable to a processor circuit to output amplified first and second signal components, and separate channels for the first and second signal components existing between the first and second ports, each channel comprising an amplifier and a feedback loop to control the amplifier as a function of a reference signal and a control signal derived from the RF signal.
- 30. The receiver of Claim 29, wherein the feedback loop includes a first section in which a difference amplifier compares a signal strength of one of the first and second signal components with the reference signal to generate an error signal.
- 31. The receiver of Claim 30, wherein the feedback loop includes a second section in which a summing amplifier combines the control signal and the error signal to generate a gain control signal for the amplifier.



F/G. 1







SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

internatio. Application No PCT/US 00/22041

			101/03 00,	722041	
A. CLASSIF IPC 7	FICATION OF SUBJECT MATTER H03G3/30 H03D7/16				
According to	International Patent Classification (IPC) or to both national classific	ation and IPC			
	SEARCHED				
Minimum do IPC 7	cumentation searched (classification system followed by classificati H03G H03D	on symbols)			
	ion searched other than minimum documentation to the extent that s				
Electronic da	ata base consulted during the international search (name of data ba	se and, where practica	il, search terms used		
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the rel	evant passages		Relevant to claim No.	
X	WO 98 53579 A (PHILIPS ELECTRONIC 26 November 1998 (1998-11-26) page 4, line 14 -page 6, line 3;	1,6,17, 23,29			
A	WO 95 30275 A (QUALCOM INC,) 9 November 1995 (1995-11-09) page 17, line 3 -page 18, line 17	1-31			
Α	US 5 878 089 A (M. DAPPER) 2 March 1999 (1999-03-02) column 2, line 7 - line 13 column 3, line 9 - line 35; figur	e 1	·	1-31	
Furth	ner documents are listed in the continuation of box C.	X Patent family	members are listed i	n annex.	
A docume consid *E* earlier of filing d *L* docume which citation *O* docume other n *P* docume	ant defining the general state of the art which is not seried to be of particular relevance document but published on or after the international attemption of the context of another is cited to establish the publication date of another or other special reason (as specified) and the context of an oral disclosure, use, exhibition or means are the published prior to the international filing date but	d not in conflict with to the principle or the clutar relevance; the clered novel or cannot investe when the docular relevance; the clered to involve an involved with one or mored to the clered with one or more distance.	he international filing date ict with the application but ie or theory underlying the e; the claimed invention cannot be considered to the document is taken alone e; the claimed invention e an inventive step when the e or more other such docu- g obvious to a person skilled patent family		
Date of the	actual completion of the international search	Date of mailing of	the international sea	rch report	
1	5 January 2001	22/01/2001			
Name and n	nalling address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer			
	Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Butler,	N		

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internatio. Application No
PCT/US 00/22041

	itent document I in search repor	ı	Publication date	٠ [Patent family member(s)	Publication date
WO	9853579	Α	26-11-1998	CN	1234937 T	10-11-1999
				EP	0920766 A	09-06-1999
				US	6163685 A	19-12-2000
WO	9530275	Α	09-11-1995	AT	164974 T	15-04-1998
				AU	694514 B	23-07-1998
				AU	2398995 A	29-11-1995
				BR	9506205 A	23-04-1996
	•			CA	2163883 A	09-11-1995
				CN	1128091 A	31-07-1996
				DE	69501996 D	14-05-1998
				DE	69501996 T	15-10-1998
				DK	706730 T	08-02-1999
				EP	0706730 A	17-04-1996
				ES	2115380 T	16-06-1998
				FI	956286 A	26-02-1996
				HK	1005920 A	29-01-1999
				IL	113479 A	14-07-1999
				JP	3021662 B	15-03-2000
				JP	8510892 T	12-11-1996
				SI	706730 T	31-12-1998
				US	5617060 A	01-04-1997
				ZA	9500605 A	20-12-1995
US	5878089	A	02-03-1999	NONE		